The CXL DVSEC approach follows the CXL specification r4.0, section 8.1.3.8.2, and supports timeout values from 1 second up to a maximum of 256 seconds . The use of a dedicated bug tracker from Ubuntu confirms the register offset used is
0x1C (CXL DVSEC Range 1 Low register) .
The patch is queued for inclusion in the Linux 7.2 kernel via the VFIO subsystem . Nvidia's own documentation for the Vera platform also links relevant LKML discussions to the minimum Linux kernel release
.
"Blackwell-Next" appears to be an interim developer codename, not a final product name. Industry analysis suggests the label could refer to Blackwell Ultra (a mid-cycle refresh) or serve as early enablement for the Rubin GPU architecture . The patch is specifically for data-center Grace-Hopper/Blackwell-class platforms (not consumer GeForce GPUs), consistent with a next-generation AI/HPC accelerator
.
The critical clue is the new CXL DVSEC mechanism. It implies a tighter integration of CXL memory semantics — the GPU's HBM memory is presented as CXL-attached memory rather than traditional BAR0-mapped memory. This is a meaningful architectural shift that aligns directly with the Vera Rubin platform's design goals, which treat the entire data center as a unit of compute .
Separate driver activity in June 2026 confirms that Rubin is an entirely separate architecture under active development. Nvidia's open GPU kernel module source code on GitHub added a GPU_ARCHITECTURE_RUBIN_GR1XX class identifier (architecture class 0x1C0), distinct from Blackwell's GB2XX (0x1B0) . This confirms Nvidia is developing kernel support for both Blackwell-Next and Rubin in parallel.
Nvidia has published 12 batches of open-source kernel driver patches through 2026 to support its latest GPUs on Linux . This is a well-established Nvidia practice — the company regularly previews unreleased GPU architectures through early Linux kernel driver patches, often months before formal hardware announcements:
The Blackwell-Next patch fits into a clear pattern: a temporary developer codename appearing in a production kernel patch, giving an early, reliable signal of Nvidia's roadmap before any official branding reveals the final product name.
Blackwell-Next likely represents Nvidia's transitional step toward the full Rubin platform. The architectural detail visible in the patches — particularly the shift to CXL DVSEC — confirms that Nvidia is investing heavily in CXL memory semantics for its next-generation AI supercomputers.
Comments
0 comments