Huawei says Atlas 960E will scale unified memory addressing across 4,096 NPUs, with 8 EFLOPS FP8 or 16 EFLOPS FP4 claimed per SuperPoD. UnifiedBus combines more than 10 interconnect protocols under one memory semantic fabric.
Published byEdited with GPT-5.6 TerraImages generated with GPT Image 2
Research answer

Create a landscape editorial hero image for this Studio Global article: How is Huawei’s new AI computing architecture—centered on the near-packaged-optics Atlas 960E SuperPoD, Ascend 960 chips, and UnifiedBus int. Article summary: Huawei’s approach is to treat communication and memory access—not just accelerator throughput—as the limiting resource in giant AI clusters. It combines tightly coupled Ascend NPUs, a single UnifiedBus protocol and memor. Topic tags: general, general web, user generated. Style: premium digital editorial illustration, source-backed research mood, clean composition, high detail, modern web publication hero. Use reference image context only for broad subject, composition, and topical grounding; do not copy the exact image. Avoid: logos, brand marks, copyrighted characters, real person likenesses, fake screenshots, UI text, readable text, watermarks, charts with fa
Huawei’s newly announced AI infrastructure is built around a simple premise: at very large scale, training efficiency can be limited less by raw accelerator arithmetic than by moving parameters, activations, caches and memory accesses among thousands of processors. The Atlas 960E SuperPoD, Ascend 960 roadmap and UnifiedBus fabric are Huawei’s proposed answer. The company’s performance and efficiency numbers are product claims, so they should not be read as independently verified benchmarks. 9
18
Conventional large clusters often treat CPUs, accelerators, storage and memory as distinct resources connected through several protocols. Huawei says UnifiedBus consolidates more than 10 interconnect protocols under one protocol and memory semantic, enabling direct peer-to-peer access among CPUs, NPUs, memory and SSDs. 18
The practical goal is to reduce waiting: rather than repeatedly copying or explicitly coordinating data across isolated nodes, software can address memory across a SuperPoD through a unified global memory address space. That is meant to make distributed memory more usable as a pooled resource for workloads whose models and intermediate data exceed a single accelerator’s local memory. 18
Huawei claims the fabric moves interconnect capability from the roughly 100-GB/s class to the TB/s class and reduces round-trip latency from about 7 microseconds to 2 microseconds. Those measurements describe Huawei’s intended UnifiedBus architecture, not a general, independently tested comparison with competing systems. 18
The Atlas 960E SuperPoD combines forthcoming Ascend 960 processors with UnifiedBus and Huawei’s Hi-ONE near-packaged-optics (NPO) engine. Huawei describes the fully liquid-cooled system as an NPO-based SuperPoD designed for training and inference workloads involving models with up to 10 trillion parameters. 9
Its stated headline configuration is 4,096 NPUs with unified memory addressing, rated at 8 EFLOPS at FP8 or 16 EFLOPS at FP4. 9
Near-packaged optics is central to the design because electrical connections become increasingly difficult to scale as bandwidth and cluster size rise. Huawei says each Hi-ONE optical engine delivers 7.2 Tbit/s. In the proposed 4,096-NPU system, it says about 5,500 Hi-ONE engines can replace roughly 48,000 conventional 800G optical modules, cutting power consumption by more than 550 kW and lifting availability to 99.8%. These are Huawei projections for its design. 9
Huawei is also defining products for different physical levels of the cluster:
For organizations that do not need a massive SuperPoD, the Atlas 650E offers a smaller 16-NPU full-mesh configuration based on UnifiedBus Link 2.0. Huawei lists up to 4.0 TB/s of on-chip memory read/write bandwidth and 13.4 TB/s of UB Link bandwidth per 16-NPU server. 20
Huawei says Ascend 960 development has exceeded its expectations and that planned performance has doubled, but it has not published the independent benchmark detail needed to verify that statement. 11
The announced schedule is:
Huawei has also said Atlas 950 SuperPod systems—an earlier generation—are already in large-scale commercial use. That should not be confused with deployment of Atlas 960E hardware, which is tied to the upcoming Ascend 960 generation. 3
9
UnifiedBus is best understood as Huawei’s system-level response to the same broad problem addressed by accelerator interconnects such as Nvidia NVLink: keeping many accelerators supplied with data and allowing them to communicate quickly enough that scaling delivers useful compute rather than more synchronization overhead.
Huawei’s stated differentiators are broader protocol unification, global memory addressing inside a SuperPoD, direct access across heterogeneous components and the integration of NPO at the SuperPoD level. 18
9
But the available material does not establish an apples-to-apples comparison with NVLink on bandwidth, latency, software maturity, reliability, cost or real training throughput. Nor does it show that UnifiedBus is an open, cross-vendor standard comparable in governance or interoperability goals to open accelerator-link initiatives. UnifiedBus is presented as Huawei’s own architecture and product ecosystem. 18
Huawei’s announcement is significant because it puts system design—interconnect, optics, topology and memory semantics—at the center of its AI infrastructure strategy. That can be strategically valuable when a workload is constrained by communication and memory capacity as much as by per-chip compute.
The decisive evidence will come later: shipping Ascend 960 and Atlas 960E systems, measurable training throughput and utilization on real workloads, usable software tooling, reliability at scale, and the ability to supply these systems in volume. Until then, the 4,096-NPU SuperPoD and million-NPU SuperCluster figures are ambitious architectural targets rather than independently demonstrated outcomes. 9
11
18
Studio Global AI
This page includes a source-backed answer you can continue inside Studio Global.
Huawei says Atlas 960E will scale unified memory addressing across 4,096 NPUs, with 8 EFLOPS FP8 or 16 EFLOPS FP4 claimed per SuperPoD.
Huawei says Atlas 960E will scale unified memory addressing across 4,096 NPUs, with 8 EFLOPS FP8 or 16 EFLOPS FP4 claimed per SuperPoD. UnifiedBus combines more than 10 interconnect protocols under one memory semantic fabric.
Ascend 960DT is scheduled for Q1 2027 and Ascend 960PR for Q3 2027, both ahead of Huawei’s prior roadmap.
Huawei says Atlas 960E will scale unified memory addressing across 4,096 NPUs, with 8 EFLOPS FP8 or 16 EFLOPS FP4 claimed per SuperPoD. UnifiedBus combines more than 10 interconnect protocols under one memory semantic fabric.
Published byEdited with GPT-5.6 TerraImages generated with GPT Image 2
Research answer

Create a landscape editorial hero image for this Studio Global article: How is Huawei’s new AI computing architecture—centered on the near-packaged-optics Atlas 960E SuperPoD, Ascend 960 chips, and UnifiedBus int. Article summary: Huawei’s approach is to treat communication and memory access—not just accelerator throughput—as the limiting resource in giant AI clusters. It combines tightly coupled Ascend NPUs, a single UnifiedBus protocol and memor. Topic tags: general, general web, user generated. Style: premium digital editorial illustration, source-backed research mood, clean composition, high detail, modern web publication hero. Use reference image context only for broad subject, composition, and topical grounding; do not copy the exact image. Avoid: logos, brand marks, copyrighted characters, real person likenesses, fake screenshots, UI text, readable text, watermarks, charts with fa
Huawei’s newly announced AI infrastructure is built around a simple premise: at very large scale, training efficiency can be limited less by raw accelerator arithmetic than by moving parameters, activations, caches and memory accesses among thousands of processors. The Atlas 960E SuperPoD, Ascend 960 roadmap and UnifiedBus fabric are Huawei’s proposed answer. The company’s performance and efficiency numbers are product claims, so they should not be read as independently verified benchmarks. 9
18
Conventional large clusters often treat CPUs, accelerators, storage and memory as distinct resources connected through several protocols. Huawei says UnifiedBus consolidates more than 10 interconnect protocols under one protocol and memory semantic, enabling direct peer-to-peer access among CPUs, NPUs, memory and SSDs. 18
The practical goal is to reduce waiting: rather than repeatedly copying or explicitly coordinating data across isolated nodes, software can address memory across a SuperPoD through a unified global memory address space. That is meant to make distributed memory more usable as a pooled resource for workloads whose models and intermediate data exceed a single accelerator’s local memory. 18
Huawei claims the fabric moves interconnect capability from the roughly 100-GB/s class to the TB/s class and reduces round-trip latency from about 7 microseconds to 2 microseconds. Those measurements describe Huawei’s intended UnifiedBus architecture, not a general, independently tested comparison with competing systems. 18
The Atlas 960E SuperPoD combines forthcoming Ascend 960 processors with UnifiedBus and Huawei’s Hi-ONE near-packaged-optics (NPO) engine. Huawei describes the fully liquid-cooled system as an NPO-based SuperPoD designed for training and inference workloads involving models with up to 10 trillion parameters. 9
Its stated headline configuration is 4,096 NPUs with unified memory addressing, rated at 8 EFLOPS at FP8 or 16 EFLOPS at FP4. 9
Near-packaged optics is central to the design because electrical connections become increasingly difficult to scale as bandwidth and cluster size rise. Huawei says each Hi-ONE optical engine delivers 7.2 Tbit/s. In the proposed 4,096-NPU system, it says about 5,500 Hi-ONE engines can replace roughly 48,000 conventional 800G optical modules, cutting power consumption by more than 550 kW and lifting availability to 99.8%. These are Huawei projections for its design. 9
Huawei is also defining products for different physical levels of the cluster:
For organizations that do not need a massive SuperPoD, the Atlas 650E offers a smaller 16-NPU full-mesh configuration based on UnifiedBus Link 2.0. Huawei lists up to 4.0 TB/s of on-chip memory read/write bandwidth and 13.4 TB/s of UB Link bandwidth per 16-NPU server. 20
Huawei says Ascend 960 development has exceeded its expectations and that planned performance has doubled, but it has not published the independent benchmark detail needed to verify that statement. 11
The announced schedule is:
Huawei has also said Atlas 950 SuperPod systems—an earlier generation—are already in large-scale commercial use. That should not be confused with deployment of Atlas 960E hardware, which is tied to the upcoming Ascend 960 generation. 3
9
UnifiedBus is best understood as Huawei’s system-level response to the same broad problem addressed by accelerator interconnects such as Nvidia NVLink: keeping many accelerators supplied with data and allowing them to communicate quickly enough that scaling delivers useful compute rather than more synchronization overhead.
Huawei’s stated differentiators are broader protocol unification, global memory addressing inside a SuperPoD, direct access across heterogeneous components and the integration of NPO at the SuperPoD level. 18
9
But the available material does not establish an apples-to-apples comparison with NVLink on bandwidth, latency, software maturity, reliability, cost or real training throughput. Nor does it show that UnifiedBus is an open, cross-vendor standard comparable in governance or interoperability goals to open accelerator-link initiatives. UnifiedBus is presented as Huawei’s own architecture and product ecosystem. 18
Huawei’s announcement is significant because it puts system design—interconnect, optics, topology and memory semantics—at the center of its AI infrastructure strategy. That can be strategically valuable when a workload is constrained by communication and memory capacity as much as by per-chip compute.
The decisive evidence will come later: shipping Ascend 960 and Atlas 960E systems, measurable training throughput and utilization on real workloads, usable software tooling, reliability at scale, and the ability to supply these systems in volume. Until then, the 4,096-NPU SuperPoD and million-NPU SuperCluster figures are ambitious architectural targets rather than independently demonstrated outcomes. 9
11
18
Studio Global AI
This page includes a source-backed answer you can continue inside Studio Global.
Huawei says Atlas 960E will scale unified memory addressing across 4,096 NPUs, with 8 EFLOPS FP8 or 16 EFLOPS FP4 claimed per SuperPoD.
Huawei says Atlas 960E will scale unified memory addressing across 4,096 NPUs, with 8 EFLOPS FP8 or 16 EFLOPS FP4 claimed per SuperPoD. UnifiedBus combines more than 10 interconnect protocols under one memory semantic fabric.
Ascend 960DT is scheduled for Q1 2027 and Ascend 960PR for Q3 2027, both ahead of Huawei’s prior roadmap.